

## 1. Description

The iU6399 is a 3-phase BLDC motor controller IC integrated with various peripherals to realize sensor or sensor-less BLDC motors application, including FOC. The logic input is compatible with standard CMOS output. It features the flexibility to adjust various motor parameters and complete protection such as over current, over voltage and under voltage lockout. Moreover, its operation current is only ~10mA and a low power stop mode can further save the power when the motor stops rotating.


## 2. Features

- Three-Phase BLDC Motor Controller
- Operating Supply Voltage from 5.5V to 24V
- Integrated Current Amplifier x 2
- Programmable Locked Rotor and Restart Timing
- Programmable Soft Start Timing
- Complete Protection OCP/OVP/UVLO
- TSSOP-24 Package


## 3. Applications

- BLDC Motor Driver

### 4. Pin Assignments



### 5. Marking Information

Product Name	Marking
iU6399	 <p data-bbox="991 1476 1150 1507">X: Date code</p>

### 6. Ordering Code

Ordering Code
iU6399

## 7. Pin Definitions

Pin No.	Symbol	Description
1	NRST	External RESET
2	Data	Data Input
3	Clock	Clock Input
4	LOW	PWM 3 Complementary Output
5	HOW	PWM 3 Output
6	LOV	PWM 2 Complementary Output
7	HOV	PWM 2 Output
8	LOU	PWM 1 Complementary Output
9	HOU	PWM 1 Output
10	VDD	Self Logic 5V Power
11	VSS	Ground
12	VIN	Power Input
13	PWM	PWM Input
14	Hall	Hall Input
15	OPA2 in+	OPAMP2 Positive Input
16	OPA2 in-	OPAMP2 Negative Input
17	OPA2_out	OPAMP2 Output
18	OPA1 in+	OPAMP1 Positive Input
19	OPA1 in-	OPAMP1 Negative Input
20	OPA1_out	OPAM1 Output
21	I_lim	Average Current Detection
22	OCP	Over Current Protection
23	FG	FG Output
24	OVP	Over Voltage Protection

## 8. Electrical Characteristics

### 8.1 Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to GND, all currents are defined positive into any lead. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Parameter	Min.	Max.	Unit
V <sub>IN</sub>	Power Input	- 0.3	28	V
I/O Pin	Logic Input Voltage	- 0.3	VDD + 0.3	V
T <sub>J</sub>	Junction Temperature	- 40	125	°C
T <sub>s</sub>	Storage Temperature	- 55	150	

### 8.2 Recommended Operating Conditions

Symbol	Parameter	Min.	Max.	Unit
V <sub>IN</sub>	Power Input	5.5	24	V
I/O Pin	Logic Input Voltage	0	VDD + 0.3	V
T <sub>A</sub>	Ambient Temperature (*Note)	- 40	105	°C

\*Note : Please do not exceed T<sub>J</sub> limitation

### 8.3 D.C. Characteristics

Symbol	Conditions			Min.	Typ.	Max	Unit
	Mode	f <sub>HCLK</sub>	Conditions				
IDD	Operation Mode Internal Clock	60MHz	All Peripherals Enabled	-	8.61	-	mA
			All Peripherals Disabled	-	7.08	-	mA
		40KHz	All Peripherals Enabled	-	1.02	-	mA
			All Peripherals Disabled	-	1.00	-	mA
	Sleep Mode, Internal Clock	60MHz	All Peripherals Enabled	-	3.52	-	mA
			All Peripherals Disabled	-	2.25	-	mA
		40KHz	All Peripherals Enabled	-	1.00	-	mA
			All Peripherals Disabled	-	1.00	-	mA
	Stop Mode	-	Enter Stop Mode after Reset	-	110	-	uA

## 8.4 A.C. Characteristics

### 8.4.1 High Speed Internal Oscillator (HSI) Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max	Unit
$f_{HSI}$	Frequency	-	-	60	-	MHz
$ACC_{HSI}$	Accuracy of HSI Oscillator	$T_A = -40^{\circ}C \sim 105^{\circ}C$	-2.5	-	+2.5	%
		$T_A = -10^{\circ}C \sim 85^{\circ}C$	-1.5	-	+1.5	%
		$T_A = 25^{\circ}C$	-1	-	+1	%

### 8.4.2 Low Speed Internal Oscillator (LSI) Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max	Unit
$F_{LSI}$	Frequency	$T_A = -40^{\circ}C \sim 105^{\circ}C$	20	40	60	KHz
$tsu_{(LSI)}$	LSI Oscillator Start-up Time	-	-	-	300	us
$IDD_{(LSI)}$	Power Consumption of LSI Oscillator	-	-	0.34	-	uA


### 8.4.3 Power-up and Power-down Characteristics

Symbol	Conditions	Min.	Typ.	Max	Unit
$t_{VDD}$	VDD Rising Time $t_r$	300	-	50000	us
	VDD Falling Time $t_f$	300	-	50000	
$V_{ft}$	Power-down Threshold Voltage	0	-	-	mV

Note 1 : Derived from overall evaluation, not tested in production.

Note 2 : The on-chip VDD waveform during power-down should follow the  $t_r$  and  $t_f$  stages as shown in the waveform diagram below.

Note 3 : The chip should be powered up from 0V to ensure reliable power-up.



### 8.4.4 Low-Power Mode Wake-up Time

Symbol	Conditions	Min.	Typ.	Max	Unit
$t_{WUSLEEP}$	Wake-up from Sleep Mode (System Clock is HSI)	-	1.5	-	us
$t_{WUSTOP}$	Wake-up from Stop Mode (System Clock is HSI)	-	65	-	us

## 8.5 Input / Output Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max	Unit
V <sub>IL</sub>	Input low-level voltage	5V CMOS port	-	-	0.3 * VDD	V
V <sub>IH</sub>	Input high-level voltage	5V CMOS port	0.7 * VDD	-	-	V
V <sub>hy</sub>	I/O pin Schmitt trigger voltage hysteresis	5V	0.1 * VDD	0.60	-	V
I <sub>lk</sub>	Input leakage current	5V	-1	-	1	μA
R <sub>PU</sub>	Weak pull-up equivalent resistor	5V VIN = VSS	50	60	75	kΩ
R <sub>PD</sub>	Weak pull-down equivalent resistor	5V VIN = VSS	50	60	75	kΩ
C <sub>IO</sub>	I/O pin capacitance	-	-	-	10	pF

Symbol	Parameter	Conditions	Typ.	Unit
V <sub>OL</sub>	Output low level	I <sub>IO</sub>   = 6mA , VDD = 5V	0.11	V
V <sub>OH</sub>	Output high level		4.83	
V <sub>OL</sub>	Output low level	I <sub>IO</sub>   = 8mA , VDD = 5V	0.15	
V <sub>OH</sub>	Output high level		4.78	
V <sub>OL</sub>	Output low level	I <sub>IO</sub>   = 20mA , VDD = 5V	0.38	
V <sub>OH</sub>	Output high level		4.4	

### 8.6 POR / PVD Electrical Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max	Unit
V <sub>PVD</sub>	Level Selection for Programmable Voltage Detector	Rising Edge: Level 1	-	2.4	-	V
		Falling Edge: Level 1	-	2.3	-	V
		Rising Edge: Level 2	-	2.7	-	V
		Falling Edge: Level 2	-	2.6	-	V
		Rising Edge: Level 3	-	3.0	-	V
		Falling Edge: Level 3	-	2.9	-	V
		Rising Edge: Level 4	-	3.3	-	V
		Falling Edge: Level 4	-	3.2	-	V
		Rising Edge: Level 5	-	3.6	-	V
		Falling Edge: Level 5	-	3.5	-	V
		Rising Edge: Level 6	-	3.9	-	V
		Falling Edge: Level 6	-	3.8	-	V
		Rising Edge: Level 7	-	4.2	-	V
		Falling Edge: Level 7	-	4.1	-	V
		Rising Edge: Level 8	-	4.5	-	V
		Falling Edge: Level 8	-	4.4	-	V
		Rising Edge: Level 9	-	4.8	-	V
		Falling Edge: Level 9	-	4.7	-	V
V <sub>POR</sub>	Power-on Reset Threshold	-	-	2.2	-	V
V <sub>hyst_POR/PDR</sub>	POR/PDR Hysteresis	-	-	60	-	mV
T <sub>RSTTEMPO</sub>	Reset Duration	-	-	1.84	-	ms

## 8.7 A/D Converter Electrical Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max	Unit
V <sub>DD</sub>	Supply Voltage	-	2.5	-	5.5	V
f <sub>ADC</sub>	ADC Clock Frequency	V <sub>DD</sub> ≥ 2.5V	-	-	15	MHz
f <sub>s</sub>	Sampling Rate	12bits; V <sub>DD</sub> ≥ 2.5V	-	-	1	MHz
f <sub>TRIG</sub>	External trigger frequency	12bits; f <sub>ADC</sub> = 15MHz	-	-	1	MHz
		12bits	-	-	15	1/ f <sub>ADC</sub>
R <sub>AIN</sub>	External Input Impedance	-	See the formula below			KΩ
R <sub>ADC</sub>	Sampling switch resistance	-	-	-	1.5	KΩ
C <sub>ADC</sub>	Internal sampling and holding capacitance	-	-	-	5	pF
t <sub>STAB</sub>	Power-up Time	-	-	-	10	μS
t <sub>lat</sub>	Injection-Trigger Conversion Delay	-	-	-	512	1/f <sub>ADC</sub>
t <sub>latr</sub>	Regular-Trigger Conversion Delay	-	-	-	512	1/f <sub>ADC</sub>
t <sub>s</sub>	Sampling Time	f <sub>ADC</sub> = 15MHz	0.167	-	16.03	μS
t <sub>CONV</sub>	Total Conversion Time (including Sampling Time)	12bits; f <sub>ADC</sub> =15MHz	1	-	16.87	μS
ENOB	Effective Number of Bits	12bits; V <sub>DD</sub> ≥ 3.3V; f <sub>ADC</sub> = 15MHz	-	10.9	-	bit

Note: For external triggering, a delay of 1/f<sub>ADC</sub> must be added to the timing

### Input Impedance Table

$$R_{AIN} < \frac{T_s}{f_{ADC} \times C_{ADC} \times \ln(2^{n+2})} - R_{ADC}$$

The above formula is used to determine the maximum external impedance to ensure that the error is less than 1/4 LSB. Here, n = 12 (representing 12-bit resolution) and it is measured at f<sub>ADC</sub> = 15MHz.

Symbol	Parameter	Conditions	Typ.	Unit
ET	Overall Error	f <sub>PCLK1</sub> =60MHz, f <sub>ADC</sub> =15MHz, R <sub>AIN</sub> <0.1KΩ, V <sub>DD</sub> =5V, T <sub>A</sub> =25°C	-4.7 to +3.4	LSB
EO	Offset Error		-1.9 to +2.8	LSB
EG	Gain Error		-0.4 to +1.6	LSB
ED	Differential Linearity Error		-1.0 to +0.4	LSB
EL	Integral Linearity Error		-2.2 to +3.4	LSB

## 8.8 Operational Amplifier Electrical Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max	Unit
V <sub>DD</sub>	Supply Voltage	-	2.5	-	5.5	V
V <sub>OFFSET</sub>	Input Bias Voltage	-	-	1	-	mV
I <sub>LOAD</sub>	Drive Current	Drive current (sinking current) (V <sub>DD</sub> =5V, V <sub>OUT</sub> =1V)	-	-	15	mA
C <sub>LOAD</sub>	Capacitive Load	-	-	-	30	pF
CMRR	Common Mode Rejection Ratio	-	-	80	-	dB
PSRR	Power Supply Rejection Ratio	-	-	80	-	dB
GBW	Gain-Bandwidth Product	-	-	12	-	MHz
SR	Slew Rate	-	-	7	-	V/us
GOL	Open-loop Gain	-	90	110	120	dB


## 8.9 Comparator Electrical Characteristics

Symbol	Parameter	Register Configuration	Min.	Typ.	Max	Unit
t <sub>HYST</sub>	Hysteresis	00(hysteresis), high power	-	0	-	mV
		00(hysteresis), low power	-	0	-	mV
		01(hysteresis), high power	15	22	43	mV
		01(hysteresis), low power	13	15	23	mV
		10(hysteresis), high power	32	45	92	mV
		10(hysteresis), low power	25.2	32	46.7	mV
		11(hysteresis), high power	55	85	182	mV
		11(hysteresis), low power	25.5	60	83.9	mV
V <sub>OFFSET</sub>	Offset Voltage	-		+/-6	+/-10.4	mV
t <sub>DELAY</sub>	Propagation Delay <sup>Note1</sup>	00 ( high power )	3.7	10.7	43	ns
		01 ( medium power )	10.5	34.9	83	ns
		10 ( low power )	13.8	49	114	ns
		11 ( ultra-low power )	22.2	86	194.5	ns
I <sub>q</sub>	Average Operating Current	00 ( high power )	6.5	45	205.4	μA
		01 ( medium power )	3.3	21.7	81.3	μA
		10 ( low power )	2.6	15.3	59.6	μA
		11 ( ultra-low power )	1.7	8.8	35.3	μA

Note1 : Time difference between 50% output transistor and input transition.

## 9. Package Information

### TSSOP-24 Outline Dimensions



SYMBOL	Dimension in mm		
	MIN.	NOM.	MAX.
A	-	-	1.20
A1	0.05	-	0.15
A2	0.80	1.00	1.05
b	0.19	-	0.30
c	0.09	-	0.20
D	7.70	7.80	7.90
E1	4.30	4.40	4.50
E	6.40 BSC		
e	0.65 BSC		
L1	1.00 REF		
L	0.45	0.60	0.75
S	0.20	-	-
θ	0°	-	8°

## Important Notice

1. inergy Technology Inc. reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.
2. The Products of inergy Technology Inc. have been tested, verified and passed by our specifications and standards, and are 100% inspected before delivery from the factory. It is strongly recommended that the customers shall perform verifications of the functionality, compatibility, and reliability of the environment or platform that you used. inergy Technology Inc. would not be liable for or guarantee anything that is related to the functionality, compatibility, and reliability of the environment or platform used by the customers.